Infosys在阅读器中打开 / AI 翻译

EL8601-8411 | 12-Channel multi-Interface, 8 x DI, 1 x CNT, 1 x ENC AB, 4 x DO, 2 x PWM, 1 x AI, 1 x AO · 0 次阅读

Lock counter value

The gate function enables locking of the counter (Counter value). The counter is locked at the first pulse at the gate input. Subsequent pulses have no influence on the counter value. This allows a timeframe to be defined in which counting signals are acquired. The gate function can be triggered by:

Lock counter value via a positive/negative edge at the gate input (Enable pos./neg. gate)

  • The level at the Gate input at which the counter value is locked during runtime can be specified via index 0x8000:04 "Gate polarity".
    • 0: Disable gate
      The Gate/Latch input is disabled.
    • 1: Enable pos. gate
      The counter value is locked with HIGH level at the Gate/Latch input.
    • 2: Enable neg. gate
      The counter value is locked with LOW level at the Gate/Latch input.
  • The current level at the Gate input is displayed via process data 0x6000:0C "Status of input gate".